



**CONTROL REGISTER**

The Control Register selects the desired baud rate, frequency source, word length, and the number of stop bits.

7	6	5	4	3	2	1	0
SBN	WL		RCS	SBR			
	WL1	WL0		SBR3	SBR2	SBR1	SBR0

**Bit 7 Stop Bit Number (SBN)**

- |   |  |
|---|--|
| 0 | 1 Stop bit                               |
| 1 | 2 Stop bits                              |
| 1 | 1½ Stop bits<br>For WL = 5 and no parity |
| 1 | 1 Stop bit<br>For WL = 8 and parity      |

**Bits 6-5 Word Length (WL)**

6	5	No. Bits
0	0	8
0	1	7
1	0	6
1	1	5

**Bit 4 Receiver Clock Source (RCS)**

- |   |                         |
|---|-------------------------|
| 0 | External receiver clock |
| 1 | Baud rate               |

**Bits 3-0 Selected Baud Rate (SBR)**

3	2	1	0	Baud
0	0	0	0	16x External Clock
0	0	0	1	50
0	0	1	0	75
0	0	1	1	109.92
0	1	0	0	134.58
0	1	0	1	150
0	1	1	0	300
0	1	1	1	600
1	0	0	0	1200
1	0	0	1	1800
1	0	1	0	2400
1	0	1	1	3600
1	1	0	0	4800
1	1	0	1	7200
1	1	1	0	9600
1	1	1	1	19,200

**Reset Initialization**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-

Hardware reset (RES)  
Program reset

**Selected Baud Rate (Bits 0, 1, 2, 3)**

These bits select the Transmitter baud rate, which can be at  $1/16$  an external clock rate or one of 15 other rates controlled by the internal baud rate generator.

If the Receiver clock uses the same baud rate as the transmitter, then RxC becomes an output and can be used to slave other circuits to the ACIA. Figure 3 shows the Transmitter and Receiver layout.

2




Figure 3. Transmitter/Receiver Clock Circuits.

**Receiver Clock Source (Bit 4)**

This bit controls the clock source to the Receiver. A 0 causes the Receiver to operate at a baud rate of  $1/16$  an external clock. A 1 causes the Receiver to operate at the same baud rate as is selected for the transmitter.

**Word Length (Bits 5, 6)**

These bits determine the word length to be used (5, 6, 7 or 8 bits).

**Stop Bit Number (Bit 7)**

This bit determines the number of stop bits used. A 0 always indicates one stop bit. A 1 indicates 1½ stop bits if the word length is 5 with no parity selected, 1 stop bit if the word length is 8 with parity selected, or 2 stop bits in all other configurations.

## R6551

## Asynchronous Communications Interface Adapter (ACIA)

### COMMAND REGISTER

The Command Register controls specific modes and functions.

7	6	5	4	3	2	1	0
PMC	PME	REM	TIC		IRD	DTR	
PMC1	PMC0		TIC1	TIC0			

#### Bits 7-6 Parity Mode Control (PMC)

7	6	Odd parity transmitted/received
0	0	Even parity transmitted/received
0	1	Mark parity bit transmitted
1	0	Parity check disabled
1	1	Space parity bit transmitted
		Parity check disabled

#### Bit 5 Parity Mode Enabled (PME)

0	Parity mode disabled
1	No parity bit generated
	Parity check disabled

#### Bit 4 Receiver Echo Mode (REM)

0	Receiver normal mode
1	Receiver echo mode bits 2 and 3
	Must be zero for receiver echo mode, RTS will be low.

#### Bits 3-2 Transmitter Interrupt Control (TIC) *Transmitter*

3	2	RTS = High, transmit interrupt disabled
0	0	RTS = Low, transmit interrupt enabled
0	1	RTS = Low, transmit interrupt disabled
1	0	RTS = Low, transmit interrupt disabled
1	1	RTS = Low, transmit interrupt disabled transmit break on TxD

#### Bit 1 Interrupt Request Disabled (IRD)

0	IRQ enabled
1	IRQ disabled

#### Bit 0 Data Terminal Ready (DTR)

0	Data terminal not ready (DTR high)
1	Data terminal ready (DTR low)

### Reset Initialization

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
---	0	0	0	0	0	0	0

Hardware reset (RES)  
Program reset

0 0  
0 1  
1 0  
1 1



## R6551

### INTERFACE SIGNALS

Figure 4 shows the ACIA microprocessor and the interface signals.




Figure 4. ACIA

### MICROPROCESSOR INTERFACE

#### Reset (RES)

During system initialization, a hardware reset occurs. This causes the Control Register Status Register to be cleared and the Data Set Ready and Data Transfer Ready bits to be set. The RES must be asserted for a reset to occur.

#### Input Clock (#2)

The input clock is the system clock. It provides the timing between the system and the ACIA.

#### Read/Write (R/W)

The R/W input, generated by the processor, indicates the direction of data transfers. It controls whether the processor reads data from the ACIA or writes data to the ACIA.

## INTERFACE SIGNALS

Figure 4 shows the ACIA interface signals associated with the microprocessor and the modem.




Figure 4. ACIA Interface Diagram

## MICROPROCESSOR INTERFACE

### Reset (RES)

During system initialization a low on the RES input causes a hardware reset to occur. Upon reset, the Command Register and the Control Register are cleared (all bits set to 0). The Status Register is cleared with the exception of the indications of Data Set Ready and Data Carrier Detect, which are externally controlled by the DSR and DCD lines, and the transmitter Empty bit, which is set. RES must be held low for one  $\phi_2$  clock cycle for a reset to occur.

### Input Clock ( $\phi_2$ )

The input clock is the system  $\phi_2$  clock and clocks all data transfers between the system microprocessor and the ACIA.

### Read/Write (R/W)

The R/W input, generated by the microprocessor controls the direction of data transfers. A high on the R/W pin allows the processor to read the data supplied by the ACIA, a low allows a write to the ACIA.

### Interrupt Request (IRQ)

The IRQ pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common IRQ microprocessor input. Normally a high level, IRQ goes low when an interrupt occurs.

2

### Data Bus (D0-D7)

The eight data line (D0-D7) pins transfer data between the processor and the ACIA. These lines are bi-directional and are normally high-impedance except during Read cycles when the ACIA is selected.

### Chip Selects (CS0, CS1)

The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The ACIA is selected when CS0 is high and CS1 is low. When the ACIA is selected, the internal registers are addressed in accordance with the register select lines (RS0, RS1).

### Register Selects (RS0, RS1)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various ACIA internal registers. Table 1 shows the internal register select coding.

Table 1. ACIA Register Selection

RS1	RS0	Register Operation	
		R/W = Low	R/W = High
L	L	Write Transmit Data Register	Read Receiver Data Register
L	H	Programmed Reset (Data is "Don't Care")	Read Status Register
H	L	Write Command Register	Read Command Register
H	H	Write Control Register	Read Control Register

Only the Command and Control registers can both be read and written. The programmed Reset operation does not cause any data transfer, but is used to clear bits 4 through 0 in the Command register and bit 2 in the Status Register. The Control Register is unchanged by a programmed Reset. It should be noted that the programmed Reset is slightly different from the hardware Reset (RES); refer to the register description.

sta statreg: clear overrun

2-119 lola I/o reg : clear eBasta I.R.Full -  
(+ clear Framing & Parity?)